

Front End Design(VHDL/Verilog HDL) **IEEE YEAR** S.No **PROJECT NAME** 1 EEG Signal Denoising based on Wavelet Transform 2018 2 LUT Based Multiplier for Short Word Length DSP Systems 2018 3 2018 MROBA and MAC Unit Design for Digital Signal Processing 2018 4 Binary To Gray Code Converter Implementation Using QCA 5 2018 Flip-Flop Circuits using Quantum Dot Cellular Automata (QCA) A Bit-Plane Decomposition Matrix-Based VLSI for HEVC Using Integer 2018 6 Transform Architecture 7 2018 **GALS Modeling for Communication Circuits** 8 2018 Improved 64-Bit Radix-16 Booth Multiplier 9 2018 Advanced P-OCI Crossbar with PaCC Codec 10 2018 An Adaptable Deep Learning Accelerator Unit (DLAU) for FPGA A Novel PRPG for Low Power Applications 11 2017 A New Algorithm For Multiple Constant Multiplications With Low Power 12 2017 Consumption 13 Design of MAC Unit For DSP Applications Using Verilog HDL 2017 14 Floating-Point Butterfly Architecture Based On Multi Operand Adders 2017 VLSI Architecture For Montgomery Modular Multiplication Algorithm By 2017 15 Using Pasta Adder Pre encoded Multiplier Architecture Based On NR4SD Encoding Technique 16 2017 For DSP Applications 17 Design And Implementation Of High Speed Accelerator Using Carry Save 2017 Adder

Head Office: G3, Ratna Complex, Image Hospital Lane, Beside DHFL, Ameerpet

Hyderabad - 500073, Contact: 7036987111/222/333/444

Branch Office: 2nd Floor, Datta Lord House, Behind PVP Cinemas, M.G.Road, Labbipet



18	VLSI Design Of A Novel Pre Encoding Multiplier Using DADDA Multiplier	2017
19	Fault Tolerant Parallel Filters design For Communication Applications	2017
20	A Transparent Test Technique For Detection Of Faults In FIFO Buffers Of	2017
	NOC Routers	
21	Design Of 16-Bit Multiplier Using Modified Gate Diffusion Input Logic	2017
22	An Optimized Implementation Of IEEE-754 Floating Point Multiplier For DSP	2017
	Applications	
23	Efficient Architecture For Processing Of Two Independent Data Streams Using	2017
	Radix-2 FFT	
24	Implementation & Design Of Low Power Multiplier Using Fixed Width	2017
	Replica Redundancy Block	
25	High Throughput DA-Based Fir Filter For FPGA Implementation	2017
26	Low Power And Area Efficient Wallace Tree Multiplier Using Carry Select	2 016
	Adder With Binary To Excess-1 Converter	
27	VLSI Design Of High Speed Vedic Multiplier For FPGA Implementation	2016
28	A Review On Power Optimized TPG Using LP-LFSR For Low Power BIST	2016
29	FPGA Based Hardware Implementation Of AES Rijndael Algorithm For	2016
	Encryption And Decryption	
30	A Modified Partial Product Generator For Redundant Binary Multipliers	2016
31	Pipeline And Parallel Processor Architecture For Fast Computation Of 3D-	2016
	DWT Using Modified Lifting Scheme	
32	Hybrid LUT/Multiplexer FPGA Logic Architectures	2016
33	Multi-Bit Flip-Flop Generation Considering Multicorner Multi-Mode Timing	2016
	Constraint	
34	Carry Speculative Adder With Variable Latency For Low Power VLSI	2016
L		

Head Office: G3, Ratna Complex, Image Hospital Lane, Beside DHFL, Ameerpet

Hyderabad - 500073, Contact: 7036987111/222/333/444

Branch Office: 2nd Floor, Datta Lord House, Behind PVP Cinemas, M.G.Road, Labbipet



35	A Synergetic Use Of Bloom Filters For Error Detection And Correction	2015
36	Fault Tolerant Parallel Filters Based On Error Correction Codes	2015
37	Obfuscating DSP Circuits Via High-Level Transformations	2015
38	A Generalized Algorithm And Reconfigurable Architecture For Efficient And	2015
	Scalable Orthogonal Approximation Of DCT	
39	Scan Test Bandwidth Management For Ultra large-Scale System-On-Chip	2015
	Architectures	
40	Fully Reused VLSI Architecture Of Fm0/Manchester Encoding Using Sols	2015
	Technique For DSRC Applications	
41	Low-Power And Area-Efficient Shift Register Using Pulsed Latches	2015
42	High-Throughput Finite Field Multipliers Using Redundant Basis For FPGA	2015
	And ASIC Implementations	П.
43	An Efficient Constant Multiplier Architecture Based On Vertical-Horizontal	2015
	Binary Common Sub-Expression Elimination Algorithm For Reconfigurable	
	FIR Filter Synthesis	
44	Low Delay Single Symbol Error Correction Codes Based On Reed Solomon	2015
	Codes	
45	High-Throughput Finite Field Multipliers Using Redundant Basis For FPGA	2015
	And ASIC Implementations	
46	Recursive Approach To The Design of a Parallel Self-Timed Adder	2015
47	Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic	2015
48	A Low Complexity Scaling Method For The Lanczos Kernel In Fixed-Point	2015
	Arithmetic	
49	Design & Analysis of 16 bit RISC Processor Using low Power Pipelining	2015
50	Novel Block-Formulation and Area-Delay-Efficient Reconfigurable	2015
L	1	

Head Office: G3, Ratna Complex, Image Hospital Lane, Beside DHFL, Ameerpet

Hyderabad - 500073, Contact: 7036987111/222/333/444

Branch Office: 2nd Floor, Datta Lord House, Behind PVP Cinemas, M.G.Road, Labbipet



	Interpolation Filter Architecture for Multi-Standard SDR Applications	
	BACK END DESIGN	
51	A Novel Five-input Multiple-function QCA Threshold Gate	2018
52	High speed and low power preset-able modified TSPC D flip-flop design and	2018
	performance comparison with TSPC D flip-flop	
53	A New VLSI Architecture Of Power Efficient Nonvolatile Lookup Table Design	2017
	Based On RRAM	
54	Low Power Area Efficient ALU With A Novel Full Adder	2016
55	Mixing Drivers In Clock-Tree For Power Supply Noise Reduction	2015
56	A Closed-Loop Reconfigurable Switched-Capacitor DC-DC Converter For Sub-	2015
	Mw Energy Harvesting Applications	
57	Algorithm And Architecture For A Low-Power Content-Addressable Memory	2015
	Based On Sparse Clustered Networks	
58	Statistical Analysis Of MUX-Based Physical Unclonable Functions	2015
59	Analysis And Design Of A Low-Voltage Low-Power Double-Tail Comparator	2015
60	Digitally Controlled Pulse Width Modulator For On-Chip Power Management	2015
61	A Multiobjective Optimization Based Fast And Robust Design Methodology For	2015
	Low Power And Low Phase Noise Current Starved VCO	
62	Area Efficient Rom-Embedded SRAM Cache	2015

Head Office: G3, Ratna Complex, Image Hospital Lane, Beside DHFL, Ameerpet

Hyderabad - 500073, Contact: 7036987111/222/333/444

Branch Office: 2nd Floor, Datta Lord House, Behind PVP Cinemas, M.G.Road, Labbipet